



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 1 143 524 A1

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:  
10.10.2001 Bulletin 2001/41

(51) Int Cl.7: H01L 29/45

(21) Application number: 01303331.1

(22) Date of filing: 09.04.2001

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR  
Designated Extension States:  
AL LT LV MK RO SI

- Heffner, William R  
Sinking Spring, Pennsylvania (US)
- Parayanthal, Padman  
Clinton Township, New Jersey (US)
- Carroll, Patrick J  
Fleetwood, Pennsylvania (US)
- Muthiah, Ranjan C  
Allentown, Pennsylvania (US)

(30) Priority: 07.04.2000 US 545494

(71) Applicant: Agere Systems Optoelectronics  
Guardian Corporation  
Miami Lakes, Florida 33014 (US)

(74) Representative: Powell, Timothy John  
Eric Potter Clarkson,  
Park View House,  
58 The Ropewalk  
Nottingham NG1 5DD (GB)

(72) Inventors:  
• Derkits, Gustav E Jr.  
New Providence, New Jersey (US)

(54) Method of forming a laser circuit having low penetration ohmic contact providing impurity gettering and the resultant laser circuit

(57) A novel contact structure and method for a multilayer gettering contact metallization is provided utilizing a thin layer of a pure metal as the initial layer formed on a semiconductor cap layer. During formation of the contact structure, this thin metal layer reacts with the cap layer and the resulting reacted layer traps mobile impurities and self-interstitials diffusing within the cap layer and in nearby metal layers, preventing further migration into active areas of the semiconductor device. The contact metallization is formed of pure metal layers compatible with each other and with the underlying sem-

iconductor cap layer such that depth of reaction is minimized and controllable by the thickness of the metal layers applied. Thin semiconductor cap layers, such as In-GaAs cap layers less than 200 nm thick, may be used in the present invention with extremely thin pure metal layers of thickness 10 nm or less, thus enabling an increased level of integration for semiconductor optoelectronic devices. In addition, because pure metal layers are used in the ohmic contact, fewer impurities are introduced in the formation of the contact than with prior art alloy contacts.




Fig. 1

EP 1 143 524 A1

## Description

### BACKGROUND OF THE INVENTION

#### 1. FIELD OF THE INVENTION

[0001] The present invention relates generally to the field of ohmic contacts for semiconductor electronic devices and, more particularly, to a low-penetration ohmic contact providing a gettering function to remove impurities from semiconductor devices and to a method of forming it.

#### 2. DESCRIPTION OF THE RELATED ART

[0002] In recent years, communications systems have been developed in many parts of the world that take advantage of optical fiber technology to increase the speed of information transfer. Demand for ever-higher information transfer rates has resulted in pressure to advance the state of the art of optoelectronic communications technology, including the design and manufacturing of semiconductor lasers.

[0003] Semiconductor lasers are the power sources for optoelectronic communications. They transform electronic signals into light with specific properties of intensity and spectral purity designed to allow for transmission of information over optical fiber networks. Although prior art semiconductors most commonly employed the elements Si and Ge, listed in Group IV of the Periodic Table, other materials, such as intermetallic compounds, have also been found to exhibit properties useful in the formation of semiconductor lasers.

[0004] Modern semiconductor lasers are precision devices in which many layers of semiconductors are used to control the flow of current and light. The device may have as many as twenty or more semiconductor substructures and require up to 4 or 5 crystal growth steps. The active region of the laser, the area in which the conversion of electrons and holes to photons occurs, may be made up of a number of substructures called quantum wells, some of which may be only 10 atoms thick.

[0005] In order to provide high efficiency of conversion of electrical to optical power, the electrical fields inside the active region should be controlled. This implies a high degree of control of the dopant impurities in the neighborhood of the active region. Impurities deliberately introduced into the semiconductor to modify the carrier density and control conductivity type should be controlled with respect to position and density to a high degree of spatial precision - a few nanometers (nm).

[0006] The contact metallization, or the part of the laser that interfaces with the outside world to provide chemical barriers and electrical contacts, has generally received less attention in design efforts than the active region itself. Designs for the contact structure have been nearly frozen for a long time. However, in recent years

it has become apparent that the control of dopant diffusion into the active region requires that the other layers be optimized with respect to thickness and doping density. This has in turn placed additional requirements on the contact metallization, or ohmic contact.

[0007] Ohmic contacts to semiconductor devices are the point at which the outside world in the form of electricity flowing in wires influences the semiconductor. In addition to the obvious function of conducting electricity, ohmic contacts provide chemical isolation of the active region from impurities that can affect device performance. These impurities are often generated by further processing of the device during manufacturing or during normal usage. Ohmic contacts also provide an important path for heat to escape from the active region, and they may also be required to provide mechanical isolation of the device during bonding processes. To perform these functions, the contact structure applied to the semiconductor may be comprised of many layers, all of which should be compatible with each other and with the semiconductors and other elements of the device.

[0008] In modern ohmic contacts, the ohmic function is provided by one or a few layers of metal and the other functions (chemical barrier, mechanical protection, etc.) are provided by other layers specifically aimed at those purposes. Ohmic metallization recipes of the "alloyed" type incorporate a solvent metal such as Au which reacts strongly with the semiconductor and a dopant element such as Sn or Ge for N-type III-V materials and Be or Zn for P-type materials. The purpose of the solvent is to break up the semiconductor and form a strong physical bond. The purpose of the dopant is to increase the concentration of acceptors or donors in the immediate neighborhood of the interface and thereby reduce the contact resistance. Such an "alloyed" ohmic contact recipe is primarily designed to optimize contact resistance.

[0009] The classic ohmic contact used in many current optoelectronic devices is produced using an alloyed ohmic contact recipe and consists of Au and Be. This contact is used for P-type materials and consists of an alloy of Au and Be which is evaporated as a single film from a source of mixed metal. The Au is a solvent and the Be a P-type dopant. The vapor pressures of Au and Be are similar enough to allow material of essentially constant composition to be applied by physical evaporation, typically in a vacuum chamber at pressures below  $5 \times 10^{-7}$  Torr using an electron-beam gun as a power source. The AuBe alloy is applied to the semiconductor through a patterned photoresist mask and the excess metal lifted off when the photoresist is dissolved in acetone. The AuBe layer is then annealed (heated) at a temperature of 350 -420 degrees Celsius to form the metallurgical bond and other metal layers are applied in subsequent fabrication steps to form the protective barrier and mechanical bond layers.

[0010] At the end of the complete metallization process, the metals in the stack may comprise up to 5 mi-

crons of metal in 7 to 10 distinct layers. For example, a typical metallization might have the sequence: AuBe\Ti\Pt\Au\Au\Pt\Au (i.e., AuBe is first deposited, Ti is deposited on the AuBe, Pt is deposited on the Ti, etc.), in which the AuBe layer functions as the ohmic contact interface to the semiconductor, the sequence Ti\Pt\Au functions as the barrier metallization for chemical protection, and the sequence Au\Pt\Au functions as the bonding layer for mechanical protection. It is desirable to use Au as a final layer of a metal sequence which will be exposed to air or processing materials. This is because Au is the least reactive and most easily cleaned metal.

[0011] Between the semiconductor and the metal layers, a layer of low-bandgap, lattice-matched semiconductor is often applied as the final "cap layer" interface to reduce the Schottky barrier height and further facilitate the contact. In the case of the InGaAsP alloy system, the lattice-matched material is InGaAs. An additional benefit of using InGaAs as the cap layer is that it has a higher solubility for the preferred P-dopant Zn than does InP.

[0012] However, the use of an InGaAs cap layer presents a hazard of introducing additional impurities into the active region of the semiconductor. Uncontrolled diffusion of Zn, an impurity, in the neighborhood of the active region occurs mainly during the growth of the InGaAs cap layer. Therefore, it is desirable to minimize the amount of time spent forming the cap layer, thus reducing the desired cap layer thickness. In the past, most laser devices used a 500 nm thick cap layer. Recently, this was reduced to 200 nm and more recently to a minimum of 50 nm.

[0013] Because of the concern to reduce the thickness of the InGaAs cap layer, development efforts were aimed at producing a "low penetration contact" which was designed to react with a controlled minimum amount of semiconductor. The depth of reaction with the semiconductor is controlled by the thickness of the layers of metallization which interacted directly with the semiconductor. The idea is that the complete reaction of the layers of metal which combine with the semiconductor consumes only a small amount of semiconductor cap layer material. In order to make sure that the total penetration of the metal is kept to a desired limit, it is necessary to use very thin layers at the semiconductor/metal interface. For purposes of manufacturability, it is desirable that the very thin layers be made of single elements, not alloys, mixtures, or compounds.

[0014] The classic AuBe ohmic contact was found to be unsuitable for use with thin (approximately 50 nm) InGaAs cap layers. The depth of reaction of AuBe with the cap layer is highly variable, sometimes resulting in excess penetration of AuBe into the underlying InP substrate. Thus, a thick cap layer of about 200 nm or more is usually required for satisfactory reliability of the AuBe contact.

[0015] In addition to the Zn impurity hazard, Copper

(Cu) is an even more dangerous impurity for InGaAsP semiconductor devices. Even at very low levels, Cu ions act as efficient destroyers of electrons and holes via a process called non-radiative recombination. Cu also diffuses rapidly through the semiconductor. Cu is most often introduced as an impurity in the contact metallization, either in the original AuBe source material or due to processing steps. Thus it is desirable to use metallization source materials unlikely to contain Cu impurities. Cu impurities are often present in the AuBe source metal, degrading reliability of the resulting semiconductor device and requiring extensive composition control of the alloy during contact formation. These problems are distinctly alloy-related; they are not significant in contact recipes using only pure metal layers.

[0016] An ohmic contact recipe containing pure metal layers was proposed for use with thin InGaAs cap layers in U.S. Patent Application No. 09/017,103, which is hereby incorporated by reference herein. In this application, a contact metallization with sequence Pt\Ti\Pt\Au\Ti\Pt\Au\Au\Pt\Au was used and tested with a 50 nm thick InGaAs cap layer on a III-V semiconductor device. This metallization sequence effectively replaces the AuBe alloy with a sequence of pure metal layers: Pt\Ti\Pt\Au. The resulting contact showed excellent contact resistivity, very low depth of reaction into the cap layer, and was thought to contain few impurities.

[0017] However, detailed analysis of this contact metallization suggested that the resulting device may be further improved. Secondary ion mass spectroscopy (SIMS) and Auger electron spectroscopy showed indications that Zn impurities in the InGaAs cap layer, which were deliberately introduced as a dopant during epitaxial growth of the cap layer, did not appear to migrate upward from the p-type semiconductor material, including the cap layer, as may have happened in the AuBe layer of the classic AuBe contact during alloying. Improvements in device reliability could be obtained if Zn migration into the pure metal layers could be encouraged with this metallization.

[0018] Therefore, there is a desire and need for an ohmic contact recipe compatible with thin (50 nm) InGaAs cap layers, containing few impurities, exhibiting minimal resistivity, made of single elements capable of being manufactured in extremely thin layers, and resulting in devices showing improved reliability characteristics.

## SUMMARY OF THE INVENTION

[0019] The present invention provides a novel ohmic contact metallization structure and method utilizing a thin pure metal layer designed to react with the semiconductor cap layer to getter Zn and other interstitial impurities. The resulting contact structure exhibits favorable reliability and resistivity characteristics and enables a higher level of integration for semiconductor devices by permitting the use of very thin layers in a low-pene-

tration contact structure.

[0020] The present invention also provides an alternative to the prior art design scheme for ohmic contact structures. Prior art contact structure design was primarily concerned with minimizing contact resistance. The present invention provides an improved ohmic contact design scheme in which device reliability is the primary design goal, rather than minimal contact resistance. An ohmic contact metallization recipe showing improved reliability, excellent resistivity, and increased levels of integration can be obtained using the present invention.

[0021] The above and other features and advantages of the invention are achieved by forming a multilayer gettering contact metallization including a thin layer of a metal as the initial layer formed on the semiconductor cap layer for trapping impurities, dopants and self-interstitials. During formation of the contact structure, impurities, self-interstitials and other defects present in the cap layer and in other nearby layers diffuse into metal layers forming the contact structure, preventing further migration into active areas of the semiconductor device. The contact metallization is formed of pure metal layers compatible with each other and with the underlying semiconductor cap layer such that depth of reaction is minimized (low-penetration) and controllable by the thickness of the metal layers applied. Thin semiconductor cap layers, such as InGaAs cap layers less than 200 nm thick, may be used in the present invention with extremely thin pure metal layers of thickness 10 nm or less, thus enabling an increased level of integration for semiconductor optoelectronic devices. In addition, because pure metal layers are used in the ohmic contact, fewer impurities are introduced in the formation of the contact than with prior art alloy contacts.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0022] The foregoing and other advantages and features of the invention will become more apparent from the detailed description of the preferred embodiments of the invention given below with reference to the accompanying drawings in which:

Fig. 1 illustrates a partial cross-sectional view of an electroabsorption modulated laser (EML) with a contact metallization formed in accordance with the present invention;

Fig. 2 illustrates a block diagram of a method of forming a multilayer contact metallization in accordance with the present invention;

Fig. 3 illustrates a partial cross-sectional view of a semiconductor structure at an early stage in the formation of a multilayer contact metallization in accordance with the present invention;

Fig. 4 illustrates a partial cross sectional view of the structure of Fig. 3 at a later stage of formation;

Fig. 5 illustrates a partial cross-sectional view of the structure of Figs. 3 and 4 at a later stage of forma-

tion;

Fig. 6 illustrates a partial cross-sectional view of the structure of Figs. 3-5 at a later stage of formation; Fig. 7 illustrates a graph of degradation rates comparing aging characteristics of the prior art with aging characteristics of a multilayer contact metallization formed in accordance with the present invention; and

Fig. 8 illustrates a schematic diagram of an optoelectronic communications system formed in accordance with the present invention.

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[0023] In the following description, reference is made to exemplary materials used in one embodiment of the present invention and exemplary devices formed using such an embodiment. However, other materials may be used and other devices may be constructed using the teachings of the present invention as will be understood by those skilled in the art. In particular, materials used in the present invention are not limited to the compound semiconductors discussed and may include non-compound semiconductors or compound semiconductors formed from alternate combinations of elements, such as those in columns II and IV of the periodic table. Also, the devices in which the present invention may be included are not limited to optoelectronic emitters, but may include optoelectronic absorbers or receivers, modulators, or any other semiconductor device for which increased levels of integration and reliable electrical connection would be useful.

[0024] Fig. 1 shows an electroabsorption modulated laser (EML) 10 with contact metallization sections 24. Contact metallization sections 24 are formed in vias etched in dielectric barrier layer 38 that was earlier deposited on semiconductor cap layer 26. Semiconductor cap layer 26 is formed on cladding layer 28 that is in turn formed on buffer layer 32. Underlying the above layers is semiconductor substrate 34. The EML 10 is commonly described in sections, including distributed feedback (DFB) laser section 12, trench 14, and electroabsorption (EA) modulation section 16. DFB laser section 12 contains multiple quantum-well (MQW) layers 22 and passive waveguide (grating) 18. EA modulation section 16 includes active modulation layers 36.

[0025] When electric current above the threshold level ( $I_{th}$ ) is applied to the contact metallization section 24, the active MQW layers 22 transduce charge carriers into photons, converting input electrical power into output optical power. The passive waveguide 36 then transfers the optical power to the EA modulator section 16. The EA modulation section 16 controls the output optical power by changing the amount of power absorbed from the photon beam by adjusting the electric field in the cavity or trench 14. The modulated optical signal exits out of the modulator facet and is coupled into the optical

fiber link of a communications system (not shown in Fig. 1; see, e.g., Fig. 8).

**[0026]** Contact metallization sections 24 are customarily formed after the other components of the EML 10 shown in Fig. 1. Prior to formation of the contact metallization sections 24, the other sections of EML 10 are formed through processes of semiconductor formation well known in the art. Because the formation of contact metallization sections 24 may introduce impurities and other defects that degrade the performance of the EML 10, the process of contact formation should be designed to minimize impurity introduction or diffusion.

**[0027]** The process of contact formation of the present invention is described in Fig. 2. The method begins with the formation of the semiconductor cap layer 26 (see Fig. 1) in the Epi3 Growth step 132. The cap layer 26 (see Fig. 1) is formed from a low-bandgap semiconductor, preferably InGaAs, that is doped, preferably with Zn, to increase its conductivity and hence reduce resistivity. The cap layer 26 may alternatively be doped with other conductivity-enhancing dopants, such as carbon.

**[0028]** The cap layer is epitaxially grown and lattice-matched to the underlying semiconductor layers. The dielectric barrier layer 38 (see Fig. 1) is formed on top of the cap layer 26 (see Fig. 1) in the Oxide Deposition step 134. The dielectric barrier layer 38 may be formed from an insulator capable of protecting the underlying cap layer 26, such as an oxide or a nitride.

**[0029]** A photoresist is then applied as a mask exposing only the metallization sections 24 during the Photoresist Patterning step 136. After the photoresist is patterned and exposed, developer is used to remove exposed areas of the photoresist followed by a Plasma Descum step 138 to remove very small quantities of resist that remain in unwanted areas. The dielectric barrier layer 38 underlying the exposed areas is then etched in the Pre-Metallization Etch step 142 to expose the semiconductor cap layer 24 in the metallization section 24.

**[0030]** The pure metal layers of the contact metallization are formed during the Evaporation step 144 and any excess metal lifted off in the Liftoff step 146 when the remaining photoresist is dissolved in acetone. Finally, the wafer is heated or annealed during the alloy step 148 to facilitate the reaction of the pure metal layers with the cap layer 26. Formation of the pure metal layers in step 144 and the subsequent thermal treatment are described in more detail in Figs. 3-6.

**[0031]** Figs. 3-6 show a partial cross-section of the contact metallization sections 24 (see Fig. 1) during fabrication. Fig. 3 shows a partial cross-sectional view corresponding to section lines 3-3, shown in Fig. 1 at two contact metallization locations. Referring to Fig. 3, semiconductor cap layer 26 is shown formed on a multilayer structure of semiconductor materials 154, which may represent different semiconductor layer sequences depending on which of the two metallization sections 24 shown in Fig. 1 is described. Regardless of which of the

metallization sections 24 is described, the metallization sequence formed on it is identical, as described below. Clean surface 156 results from the Pre-Metallization Etch step 142 (see Fig. 2) and is the surface on which the pure metal layers are formed as shown in Fig. 4.

**[0032]** Cap layer 26 contains impurities, dopants, and point defects, including "self-interstitials," some intentionally included to reduce resistivity and enhance conductivity. A "self-interstitial" defect in a crystal structure is an atom or combination of atoms at a position away from its equilibrium position in the lattice. A self-interstitial can exchange positions with Zinc and other impurities and hence represent a potential defect where they occur. Self-interstitials have been implicated as causes of performance degradation for semiconductor devices.

**[0033]** Referring to Fig. 4, multilayer gettering contact metallization 160 is formed from metallization layers 162, 164, 166 and 168 and a portion of semiconductor cap layer 26. Multilayer semiconductor structure 154 is shown underlying the contact metallization structure. Multilayer gettering contact metallization 160 is produced by forming first metallization layer 168 on cap layer 26, second metallization layer 166 on first metallization layer 168, third metallization layer 164 on second metallization layer 166, and fourth metallization layer 162 on third metallization layer 164.

**[0034]** In a preferred embodiment, first metallization layer 168 is formed from pure Gold (Au) with a thickness of between about 1 nm to 11 nm, second metallization layer 166 is formed from a low-electronegativity metal (see below) such as pure Titanium (Ti) with a thickness of between about 30 nm to 70 nm, third metallization layer 164 is formed from a high-electronegativity metal such as pure Platinum (Pt) with a thickness of between about 30 nm to 70 nm, and fourth metallization layer 162 is formed from pure Gold (Au) with a thickness between about 50 nm to 300 nm.

**[0035]** In alternate embodiments, second metallization layer 166 may be formed from any low-electronegativity metal and third metallization layer 164 may be formed from any high-electronegativity metal. As discussed in more detail in U.S. Patent Application No. 09/017,103, previously incorporated by reference, a "low-electronegativity" metal tends to form a strong bond with a "high-electronegativity" metal and the combination provides improved protection against diffusion of defects, impurities and self-interstitials. Exemplary high-electronegativity metals include platinum, palladium and rhodium. Exemplary low-electronegativity metals include titanium, hafnium, zirconium, scandium, lanthanum and cerium.

**[0036]** Metallization layers 162, 164, 166, and 168 are preferably formed by electron-beam evaporation. The wafer is placed in a vacuum chamber at pressures below  $5 \times 10^{-7}$  Torr and all four metallization layers 162, 164, 166 and 168 are applied in sequence in a single evaporation without breaking vacuum. The metallization layers 162, 164, 166 and 168 are applied by physical evap-

oration from a pure metal source for each layer using an electron-beam gun as a power source. After metallization layers 162, 164, 166 and 168 are formed, multi-layer gettering contact metallization 160 is heated or annealed to expedite the alloying reaction of the metallization layers 164, 166, and 168 with each other and with a portion of cap layer 26, resulting in the structure described below with reference to Fig. 5.

**[0037]** The alloy step 148 (see Fig. 2) consists of heating the metallization section 24 (see Fig. 1) or alternatively the entire EML 10 to a temperature sufficient to cause the reaction of the metallization layers 168, 166, and 164 with each other and with the cap layer 26. This alloy step 148 is also referred to as "annealing" the metal layers. In the embodiment using a pure metal sequence of AuTiPtAu as the metallization layers 168, 166, 164 and 162, respectively, and when InGaAs doped with Zn is the semiconductor cap layer 26 (i.e., p-type contact), the wafer is heated to a temperature of 350 degrees Celsius for between about 0.25 minutes to 7 minutes. This heating cycle may be repeated to later alloy the n-type contact. An additional heating step may be conducted during later bonding and packaging operations in which the wafer is heated to a temperature of 360 degrees Celsius for up to 4 minutes. One advantage of the low-penetration contact of the present invention is that the p-type contact formed in the initial alloy is stable with respect to its electrical and reliability characteristics even during later heating and manufacturing steps.

**[0038]** As presently understood, the metallization layers 162, 164, 166 and 168 chemically react with each other and with the cap layer 26. However, the present invention is not necessarily bound by any theory, and other theoretical mechanisms may be compatible with the present apparatus and method. In the discussion above and below, references to a reaction should be taken accordingly.

**[0039]** Fig. 5 illustrates the structure that results after the alloy step 148 (see Fig. 2) and the reaction of the metallization layers 164, 166 and 168 with each other and with the cap layer 26. As presently understood, this reaction results in first reacted layer 176 formed adjacent cap layer 26, second reacted layer 174 formed adjacent first reacted layer 176, and third reacted layer 172 formed adjacent second reacted layer 174. Cap layer 26 and second and third metallization layers 166 and 164 are shown with reduced thickness to illustrate the reaction's consumption of a portion of those layers. Portions of these layers 26, 166, 164 remaining unconsumed by the reaction remain in their respective positions from prior to the alloy step 148. Fourth metallization layer 162 remains unreacted with underlying layers and has an external surface 161 exposed for formation of further contact metallization layers such as chemical barrier layers or mechanical protection layers, as described below with reference to Fig. 6.

**[0040]** Reacted layers 172, 174 and 176 are formed by the reaction of metallization layers 168, 166 and 164

with each other and with cap layer 26. In one embodiment of the present invention, first metallization layer 168 reacts with cap layer 26 and may react with second metallization layer 166. Second metallization layer 166 may react with metallization layer 168, cap layer 26, and third metallization layer 164. Third metallization layer 164 may react with second metallization layer 166. The above reactions result in the formation of reacted layers 176, 174 and 172, as several distinct layers discernible only under high-power magnification (i.e. using transmission electron microscope or equivalent). For the embodiment using InGaAs as the cap layer 26 and AuTiPtAu as the sequence of metallization layers 168, 166, 164 and 162, respectively, first reacted layer 176 may contain at least Ti and As, second reacted layer 174 may contain at least In, Au and As, and third reacted layer 172 may contain at least Ti, Ga and Au.

**[0041]** Note that the metals of layers involved in the reaction may appear to migrate to new positions after the reaction. This can occur when the layer is completely consumed in the reaction. For example, in the exemplary embodiment described above, after the alloy step 148, Au is contained only in layers not in contact with the cap layer 26, but Au was initially deposited directly on the cap layer 26.

**[0042]** The amount of cap layer 26 that reacts with the metallization layers 168, 166 determines whether the contact formed is "high-penetration" or "low-penetration." The more cap layer 26 involved in the reaction, the higher the penetration. Excess penetration into the cap layer 26 is undesirable, because if the cap layer 26 is formed too thin, contamination of the semiconductor layers 154 can result and negatively affect device reliability. However, some metallizations penetrate less than others, and thus an approximate minimum cap layer thickness may be determined for each metallization recipe. For example, the prior art AuBe metallization penetrates more than the metallization of the present invention. Reliable AuBe contacts require a cap layer 26 at least 200 nm thick. In comparison, reliable contacts with a 50 nm thick cap layer 26 have been formed using the AuTiPtAu metallization. Careful control of the reaction time and temperature can also aid in controlling penetration of the cap layer 26.

**[0043]** During the reaction of the metallization layers 164, 166 and 168 with each other and with the cap layer 26, mobile impurities and self-interstitials in the cap layer 26 and in other nearby layers diffuse into and are trapped by the reacted layers. Due to the trapping action of the reacted layers, the impurities and self-interstitials migrate toward the reacted layers and out of the semiconductor cap layer 26 and underlying semiconductor layers 154. Any later heat-treatment steps also facilitate this migration, but such later steps are not required after the initial reaction during the alloy step 148 (see Fig. 2). This migration of mobile impurities and self-interstitials is known as "gettering" and helps improve the performance characteristics of the device. The gettering prop-

erty of the multilayer gettering contact metallization 160 improves contact reliability and reduces manufacturing variability of semiconductor devices formed in accordance with the present invention.

[0044] Again, in the above discussion, references to a reaction should be interpreted in light of the presently understood theory of formation. However, the present invention is not necessarily bound by any theory, and other theoretical mechanisms may be compatible with the present apparatus and method. In the discussion above and below, references to a reaction should be taken accordingly.

[0045] After the formation of the multilayer gettering contact metallization 160, several additional metal layers are deposited on it. Fig. 6 shows the final metallization 200 including the multilayer gettering contact metallization 160 as well as a barrier metallization 210 and a mechanical/bonding metallization 220. Barrier metallization 210 may be formed of metal layers 212, 214, 216 that provide chemical isolation of the underlying active areas from impurities that are often generated by further processing or normal usage. In particular, barrier metallization 210 may be formed of materials capable of preventing diffusion of bonding metals, e.g. tin, copper or nickel, into the device and also of preventing diffusion of semiconductor, e.g. In, atoms out of the device. For the Au/Ti/Pt/Au contact metallization, an exemplary barrier metallization would be Ti/Pt/Au for layers 216, 214, 212, respectively.

[0046] Mechanical/bonding metallization 220 is formed of metal layers 222, 224, 226 that provide mechanical isolation of the underlying layers during bonding processes used for electrical connections. In particular, the mechanical/bonding metallization is preferably formed of materials capable of absorbing bonding stresses and preventing penetration of solder into underlying layers. A layer of Au is customarily used as the top mechanical/bonding layer 222 which will be exposed to air or processing materials since it is the least reactive and most easily cleaned metal. For the Au/Ti/Pt/Au contact metallization and Ti/Pt/Au barrier metallization, an exemplary bonding metallization would be Au/Pt/Au for layers 226, 224, 222, respectively. In addition to chemical and mechanical isolation, the structure consisting of contact metallization 160, barrier metallization 210 and mechanical/bonding metallization 220 also provides a path for heat to escape from the active areas of the underlying semiconductor 154.

[0047] Fig. 7 shows the results of aging tests performed for both the prior art AuBe contact metallization and the Au/Ti/Pt/Au contact metallization of the present invention. Each point on the graph represents a EML semiconductor laser 10 (see Fig. 1) tested in an accelerated aging environment to determine the laser's rate of degradation. This is accomplished by subjecting the devices to higher temperature (100 degrees Celsius), and more stressful bias conditions than actual use conditions. The EML DFB laser section (see Fig. 1) was for-

ward biased to maintain 200 mA current and the modulator section was kept at a reverse bias of -5.0 V. The laser degradation was monitored by periodically lowering the temperature and measuring the light output at a fixed current.

[0048] The y-axis of Fig. 7 represents the degradation rate of each laser, in units of % degradation per thousand hours. The x-axis represents deviation from standard normal for the testing sample (bottom of chart) or alternatively the equivalent percentage of lasers in the sample exhibiting this degradation behavior (top of chart). Data trends 186 and 188 represent lasers constructed with the prior art AuBe contact metallization, and data trends 182 and 184 represent lasers constructed with the multilayer gettering contact metallization 160 (see Fig. 5) with sequence Au/Ti/Pt/Au in accordance with the present invention.

[0049] Referring to the y-axis shown in Fig. 7, lower is better for degradation rates, and hence data trends 182 and 184 for the present invention show an improvement over degradation rate trends 186 and 188 for the prior art. The median degradation rate for lasers with the contact metallization of the present invention was between about 2.12 and 2.94 %/Khr, while the degradation rate for prior art lasers was between about 17.3 and 19.59 %/Khr. The present invention provides significant improvement in degradation rates.

[0050] The contact metallization of the present invention thus allows for increased levels of integration of the underlying semiconductor by its use of thin metallization layers and its compatibility with a thin semiconductor cap layer, exhibits improved reliability characteristics as described above, and has a suitably low contact resistance. For example, for a cap layer doped with Zn, the resulting device shows a contact resistance equivalent to that of the prior art AuBe contact structure. Contact resistance is controlled by the concentration of active dopant in the cap layer and may be even further reduced if a low-diffusion dopant such as Carbon is used instead of Zn.

[0051] Fig. 8 illustrates an exemplary communications system 250 constructed in accordance with the present invention. Communications system 250 includes a semiconductor laser 252, a laser signal receiver 256, and an optical fiber link 254. The semiconductor laser 252 includes a multilayer gettering contact metallization as described above. System 250 operates by transmitting communications data from laser 252 to receiver 256 through the fiber link 254, which acts as a conduit. Data to be transmitted is transduced at laser 252 from electrical signals into photons which travel through the fiber link 254 to the receiver 256 which transduces the photons back into electrical signals.

[0052] While the invention has been described in detail in connection with the preferred embodiments known at the time, it should be readily understood that the invention is not limited to such disclosed embodiments. Rather, the invention can be modified to incor-

porate any number of variations, alterations, substitutions or equivalent arrangements not heretofore described, but which are commensurate with the spirit and scope of the invention. Accordingly, the invention is not to be seen as limited by the foregoing description, but is only limited by the scope of the appended claims.

#### Claims

1. A multilayer gettering contact metallization, comprising:

a semiconductor cap layer; and  
a low-penetration electrical contact formed on said cap layer including a plurality of metal layers, at least one of which reacts with said cap layer to remove mobile impurities and self-interstitials from said cap layer.

2. The contact metallization of claim 1 wherein said metal layers are annealed layers.

3. The contact metallization of claim 1 wherein said metal layers are electron-beam evaporated layers.

4. The contact metallization of claim 1 wherein said cap layer is a compound semiconductor doped with Zinc.

5. The contact metallization of claim 1 wherein said cap layer is a compound semiconductor doped with Carbon.

6. The contact metallization of claim 1 wherein said cap layer is a compound semiconductor including Indium, Gallium and Arsenic and is doped with Zinc.

7. The contact metallization of claim 1 wherein said cap layer is a compound semiconductor including Indium, Gallium and Arsenic and is doped with Carbon.

8. The contact metallization of claim 1 wherein said cap layer has a thickness of between about 30 nm and 500 nm.

9. The contact metallization of claim 1 wherein said cap layer has a thickness greater than about 30 nm and less than about 200 nm.

10. The contact metallization of claim 1 wherein said cap layer has a thickness of about 50 nm.

11. The contact metallization of claim 1 wherein said plurality of metal layers includes at least one layer of Gold, at least one layer of a low-electronegativity metal, and at least one layer of a high-electroneg-

ativity metal.

12. The contact metallization of claim 1 wherein said plurality of metal layers includes a first layer of Gold formed on said cap layer, a second layer of Titanium formed on said first layer, a third layer of Platinum formed on said second layer, and a fourth layer of Gold formed on said third layer.

13. The contact metallization of claim 12 wherein said first layer reacts with said cap layer, and said second layer reacts with said cap layer, said first layer, and said third layer.

14. The contact metallization of claim 12 wherein said first layer has a thickness of between about 1 nm to 11 nm, said second layer has a thickness of between about 30 nm to 70 nm, said third layer has a thickness of between about 30 nm to 70 nm, and said fourth layer has a thickness of between about 50 nm to 300 nm.

15. The contact metallization of claim 1 wherein said cap layer is reacted with said at least one metal layer whereby said plurality of metal layers includes a first layer containing at least Gold and Indium and a second layer containing at least Titanium and Gold.

16. The contact metallization of claim 1 wherein said mobile impurities include Zinc.

17. The contact metallization of claim 1 wherein said self-interstitials include atoms of Indium or Gallium.

18. The contact metallization of claim 1 wherein said mobile impurities and self-interstitials include atoms of at least one of the group selected from Copper, Zinc, Indium and Gallium.

19. The contact metallization of claim 1 further comprising a barrier metallization formed on said plurality of metal layers including a first barrier layer of a low-electronegativity metal, a second barrier layer of a high-electronegativity metal, and a third barrier layer of Au.

20. The contact metallization of claim 19 further comprising a bonding metallization formed on said barrier metallization including a first bonding layer of Au, a second bonding layer of Pt, and a third bonding layer of Au.

21. An optoelectronic integrated circuit, comprising:

a semiconductor device including a plurality of semiconductor device layers; and  
at least one multilayer gettering contact metal-



lization formed on said plurality of device layers, comprising:

a semiconductor cap layer;  
a low-penetration electrical contact formed on said cap layer including

a plurality of metal layers, at least one of which reacts with said cap layer to remove mobile impurities and self interstitials from said cap layer.

22. The optoelectronic integrated circuit of claim 21 wherein said metal layers are annealed layers.

23. The optoelectronic integrated circuit of claim 21 wherein said metal layers are electron-beam evaporated layers.

24. The optoelectronic integrated circuit of claim 21 wherein said cap layer is a compound semiconductor doped with Zinc.

25. The optoelectronic integrated circuit of claim 21 wherein said cap layer is a compound semiconductor doped with Carbon.

26. The optoelectronic integrated circuit of claim 21 wherein said cap layer is a compound semiconductor including Indium, Gallium and Arsenic and is doped with Zinc.

27. The optoelectronic integrated circuit of claim 21 wherein said cap layer is a compound semiconductor including Indium, Gallium and Arsenic and is doped with Carbon.

28. The optoelectronic integrated circuit of claim 21 wherein said cap layer has a thickness of between about 30 nm and 500 nm.

29. The optoelectronic integrated circuit of claim 21 wherein said cap layer has a thickness greater than about 30 nm and less than about 200 nm.

30. The optoelectronic integrated circuit of claim 21 wherein said cap layer has a thickness of about 50 nm.

31. The optoelectronic integrated circuit of claim 21 wherein said plurality of metal layers includes at least one layer of Gold, at least one layer of a low-electronegativity metal, and at least one layer of a high-electronegativity metal.

32. The optoelectronic integrated circuit of claim 21 wherein said plurality of metal layers includes a first layer of Gold formed on said cap layer, a second layer of Titanium formed on said first layer, a third

layer of Platinum formed on said second layer, and a fourth layer of Gold formed on said third layer.

33. The optoelectronic integrated circuit of claim 32 wherein said first layer reacts with said cap layer, and said second layer reacts with said cap layer, said first layer, and said third layer.

34. The optoelectronic integrated circuit of claim 32 wherein said first layer has a thickness of between about 1 nm to 11 nm, said second layer has a thickness of between about 30 nm to 70 nm, said third layer has a thickness of between about 30 nm to 70 nm, and said fourth layer has a thickness of between about 50 nm to 300 nm.

35. The optoelectronic integrated circuit of claim 21 wherein said cap layer is reacted with said at least one metal layer whereby said plurality of metal layers includes a first layer containing at least Gold and Indium and a second layer containing at least Titanium and Gold.

36. The optoelectronic integrated circuit of claim 21 wherein said mobile impurities include Zinc.

37. The optoelectronic integrated circuit of claim 21 wherein said self-interstitials include atoms of Indium or Gallium.

38. The optoelectronic integrated circuit of claim 21 wherein said mobile impurities and self-interstitials include atoms of at least one of the group selected from Copper, Zinc, Indium and Gallium.

39. The optoelectronic integrated circuit of claim 21 further comprising a barrier metallization formed on said plurality of metal layers including a first barrier layer of a low-electronegativity metal, a second barrier layer of a high-electronegativity metal, and a third barrier layer of Au.

40. The optoelectronic integrated circuit of claim 39 further comprising a bonding metallization formed on said barrier metallization including a first bonding layer of Au, a second bonding layer of Pt, and a third bonding layer of Au.

41. A multiple-quantum-well semiconductor laser, comprising:

a multiple-quantum-well semiconductor device including a plurality of semiconductor device layers; and

at least one multilayer gettering contact metallization formed on said plurality of device layers, comprising:

a semiconductor cap layer;  
a low-penetration electrical contact formed  
on said cap layer including

a plurality of metal layers, at least one of which  
reacts with said cap layer to remove mobile im-  
purities and self-interstitials from said cap layer.

42. The laser of claim 41 wherein said metal layers are  
annealed layers.

43. The laser of claim 41 wherein said metal layers are  
electron-beam evaporated layers.

44. The laser of claim 41 wherein said cap layer is a  
compound semiconductor doped with Zinc.

45. The laser of claim 41 wherein said cap layer is a  
compound semiconductor doped with Carbon.

46. The laser of claim 41 wherein said cap layer is a  
compound semiconductor including Indium, Gal-  
lium and Arsenic and is doped with Zinc.

47. The laser of claim 41 wherein said cap layer is a  
compound semiconductor including Indium, Gal-  
lium and Arsenic and is doped with Carbon.

48. The laser of claim 41 wherein said cap layer has a  
thickness of between about 30 nm and 500 nm.

49. The laser of claim 41 wherein said cap layer has a  
thickness greater than about 30 nm and less than  
about 200 nm.

50. The laser of claim 41 wherein said cap layer has a  
thickness of about 50 nm.

51. The laser of claim 41 wherein said plurality of metal  
layers includes at least one layer of Gold, at least  
one layer of a low-electronegativity metal, and at  
least one layer of a high-electronegativity metal.

52. The laser of claim 41 wherein said plurality of metal  
layers includes a first layer of Gold formed on said  
cap layer, a second layer of Titanium formed on said  
first layer, a third layer of Platinum formed on said  
second layer, and a fourth layer of Gold formed on  
said third layer.

53. The laser of claim 52 wherein said first layer reacts  
with said cap layer, and said second layer reacts  
with said cap layer, said first layer, and said third  
layer.

54. The laser of claim 52 wherein said first layer has a  
thickness of between about 1 nm to 11 nm, said sec-  
ond layer has a thickness of between about 30 nm

to 70 nm, said third layer has a thickness of between  
about 30 nm to 70 nm, and said fourth layer has a  
thickness of between about 50 nm to 300 nm.

55. The laser of claim 41 wherein said cap layer is re-  
acted with said at least one metal layer whereby  
said plurality of metal layers includes a first layer  
containing at least Gold and Indium and a second  
layer containing at least Titanium and Gold.

56. The laser of claim 41 wherein said mobile impurities  
include Zinc.

57. The laser of claim 41 wherein said self-interstitials  
include atoms of Indium or Gallium.

58. The laser of claim 41 wherein said mobile impurities  
and self-interstitials include atoms of at least one of  
the group selected from Copper, Zinc, Indium and  
Gallium.

59. The laser of claim 41 further comprising a barrier  
metallization formed on said plurality of metal layers  
including a first barrier layer of a low-electronega-  
tivity metal, a second barrier layer of a high-elec-  
tronegativity metal, and a third barrier layer of Au.

60. The laser of claim 59 further comprising a bonding  
metallization formed on said barrier metallization in-  
cluding a first bonding layer of Au, a second bonding  
layer of Pt, and a third bonding layer of Au.

61. An electroabsorption modulated laser (EML), com-  
prising:

an electroabsorption modulated semiconduc-  
tor device including a plurality of semiconductor  
device layers; and

at least one multilayer gettering contact metal-  
lization formed on said plurality of device lay-  
ers, comprising:

a semiconductor cap layer;  
a low-penetration electrical contact formed  
on said cap layer including

a plurality of metal layers, at least one of which  
reacts with said cap layer to remove mobile im-  
purities and self-interstitials from said cap layer.

62. The laser of claim 61 wherein said metal layers are  
annealed layers.

63. The laser of claim 61 wherein said metal layers are  
electron-beam evaporated layers.

64. The laser of claim 61 wherein said cap layer is a  
compound semiconductor doped with Zinc.

65. The laser of claim 61 wherein said cap layer is a compound semiconductor doped with Carbon.
66. The laser of claim 61 wherein said cap layer is a compound semiconductor including Indium, Gallium and Arsenic and is doped with Zinc.
67. The laser of claim 61 wherein said cap layer is a compound semiconductor including Indium, Gallium and Arsenic and is doped with Carbon.
68. The laser of claim 61 wherein said cap layer has a thickness of between about 30 nm and 500 nm.
69. The laser of claim 61 wherein said cap layer has a thickness greater than about 30 nm and less than about 200 nm.
70. The laser of claim 61 wherein said cap layer has a thickness of about 50 nm.
71. The laser of claim 61 wherein said plurality of metal layers includes at least one layer of Gold, at least one layer of a low-electronegativity metal, and at least one layer of a high-electronegativity metal.
72. The laser of claim 61 wherein said plurality of metal layers includes a first layer of Gold formed on said cap layer, a second layer of Titanium formed on said first layer, a third layer of Platinum formed on said second layer, and a fourth layer of Gold formed on said third layer.
73. The laser of claim 72 wherein said first layer reacts with said cap layer, and said second layer reacts with said cap layer, said first layer, and said third layer.
74. The laser of claim 72 wherein said first layer has a thickness of between about 1 nm to 11 nm, said second layer has a thickness of between about 30 nm to 70 nm, said third layer has a thickness of between about 30 nm to 70 nm, and said fourth layer has a thickness of between about 50 nm to 300 nm.
75. The laser of claim 61 wherein said cap layer is reacted with said at least one metal layer whereby said plurality of metal layers includes a first layer containing at least Gold and Indium and a second layer containing at least Titanium and Gold.
76. The laser of claim 61 wherein said mobile impurities include Zinc.
77. The laser of claim 61 wherein said self-interstitials include atoms of Indium or Gallium.
78. The laser of claim 61 wherein said mobile impurities and self-interstitials include atoms of at least one of the group selected from Copper, Zinc, Indium and Gallium.
79. The laser of claim 61 further comprising a barrier metallization formed on said plurality of metal layers including a first barrier layer of a low-electronegativity metal, a second barrier layer of a high-electronegativity metal, and a third barrier layer of Au.
80. The laser of claim 79 further comprising a bonding metallization formed on said barrier metallization including a first bonding layer of Au, a second bonding layer of Pt, and a third bonding layer of Au.
81. An optoelectronic communications system, comprising:  
a semiconductor laser;  
an optoelectronic receiver; and  
an optical link connecting said laser and said receiver,  
wherein at least one of said laser, said link, and said receiver includes a multilayer gettering contact metallization, comprising:  
a semiconductor cap layer; and  
a low-penetration electrical contact formed on said cap layer including  
a plurality of metal layers, at least one of which reacts with said cap layer to remove mobile impurities and self-interstitials from said cap layer.
82. The system of claim 81 wherein said metal layers are annealed layers.
83. The system of claim 81 wherein said metal layers are electron-beam evaporated layers.
84. The system of claim 81 wherein said cap layer is a compound semiconductor doped with Zinc.
85. The system of claim 81 wherein said cap layer is a compound semiconductor doped with Carbon.
86. The system of claim 81 wherein said cap layer is a compound semiconductor including Indium, Gallium and Arsenic and is doped with Zinc.
87. The system of claim 81 wherein said cap layer is a compound semiconductor including Indium, Gallium and Arsenic and is doped with Carbon.
88. The system of claim 81 wherein said cap layer has a thickness of between about 30 nm and 500 nm.
89. The system of claim 81 wherein said cap layer has

a thickness greater than about 30 nm and less than about 200 nm.

90. The system of claim 81 wherein said cap layer has a thickness of about 50 nm.

91. The system of claim 81 wherein said plurality of metal layers includes at least one layer of Gold, at least one layer of a low-electronegativity metal, and at least one layer of a high-electronegativity metal.

92. The system of claim 81 wherein said plurality of metal layers includes a first layer of Gold formed on said cap layer, a second layer of Titanium formed on said first layer, a third layer of Platinum formed on said second layer, and a fourth layer of Gold formed on said third layer.

93. The system of claim 92 wherein said first layer reacts with said cap layer, and said second layer reacts with said cap layer, said first layer, and said third layer.

94. The system of claim 92 wherein said first layer has a thickness of between about 1 nm to 11 nm, said second layer has a thickness of between about 30 nm to 70 nm, said third layer has a thickness of between about 30 nm to 70 nm, and said fourth layer has a thickness of between about 50 nm to 300 nm.

95. The system of claim 81 wherein said cap layer is reacted with said at least one metal layer whereby said plurality of metal layers includes a first layer containing at least Gold and Indium and a second layer containing at least Titanium and Gold.

96. The system of claim 81 wherein said mobile impurities include Zinc.

97. The system of claim 81 wherein said self-interstitials include atoms of Indium or Gallium.

98. The system of claim 81 wherein said mobile impurities and self-interstitials include atoms of at least one of the group selected from Copper, Zinc, Indium and Gallium.

99. The system of claim 81 further comprising a barrier metallization formed on said plurality of metal layers including a first barrier layer of a low-electronegativity metal, a second barrier layer of a high-electronegativity metal, and a third barrier layer of Au.

100. The system of claim 99 further comprising a bonding metallization formed on said barrier metallization including a first bonding layer of Au, a second bonding layer of Pt, and a third bonding layer of Au.

101. A method of producing a multilayer gettering contact metallization in a laser semiconductor device having: a cap layer, comprising the acts of:

forming a dielectric barrier layer on said cap layer;

removing portions of said dielectric barrier layer according to a pattern to expose portions of said cap layer;

forming a plurality of pure metal layers on said exposed cap layer portions, at least one of which is capable of gettering mobile impurities and self-interstitials present in said cap layer; and

heating said plurality of pure metal layers to cause mobile impurities and self-interstitials in at least said cap layer to be getterd in said plurality of pure metal layers.

102. The method of claim 101 wherein said forming of said dielectric barrier layer includes forming said barrier layer using an oxide or a nitride.

103. The method of claim 101 wherein said forming of said pure metal layers includes electron-beam evaporation in a vacuum.

104. The method of claim 101 wherein said act of heating includes heating said metal layers at a temperature of about 350 degrees Celsius for between about 0.25 minutes to 7 minutes.

105. The method of claim 101 wherein said forming of said pure metal layers includes forming at least one layer of Gold, at least one layer of a low-electronegativity metal, and at least one layer of a high-electronegativity metal.

106. The method of claim 101 wherein said forming of said pure metal layers includes forming a first layer of Gold on said cap layer, a second layer of Titanium on said first layer, a third layer of Platinum on said second layer, and a fourth layer of Gold on said third layer.

107. The method of claim 106 wherein said first layer reacts with said cap layer, and said second layer reacts with said cap layer, said first layer, and said third layer.

108. The method of claim 106 wherein said forming of said first, second, third and fourth layers includes forming said first layer to a thickness of between about 1 nm to 11 nm, said second layer to a thickness of between about 30 nm to 70 nm, said third layer to a thickness of between about 30 nm to 70 nm, and said fourth layer to a thickness of between about 50 nm to 300 nm.

109. The method of claim 101 wherein said cap layer reacts with said plurality of metal layers to form at least a first layer and a second layer, said first layer containing at least Gold and Indium and said second layer containing at least Titanium and Gold. 5
110. The method of claim 101 wherein said metal layers react with a controlled amount of said cap layer, said controlled amount determined by a thickness of said metal layers formed on said cap layer, a time for which said metal layers are heated, and a temperature at which said metal layers are heated. 10
111. The method of claim 101 wherein said act of heating causes mobile impurities to be gettered including at least Zinc. 15
112. The method of claim 101 wherein said act of heating causes self-interstitials to be gettered including at least atoms of Indium or Gallium. 20
113. The method of claim 101 wherein said act of heating causes mobile impurities and self-interstitials to be gettered including atoms of at least one of the group consisting of Copper, Zinc, Indium and Gallium. 25
114. The method of claim 101 further comprising forming a barrier metallization on said plurality of metal layers, said barrier metallization including a first barrier layer of a low-electronegativity metal, a second barrier layer of a high-electronegativity metal, and a third barrier layer of Au. 30
115. The method of claim 114 further comprising forming a bonding metallization on said barrier metallization, said bonding metallization including a first bonding layer of Au, a second bonding layer of Pt, and a third bonding layer of Au. 35

40

45

50

55




Fig. 1




Fig. 2




Fig. 3






Fig. 4




Fig. 5





Fig. 6






Fig. 8



European Patent  
Office

# PARTIAL EUROPEAN SEARCH REPORT

Application Number

which under Rule 45 of the European Patent Convention EP 01 30 3331  
shall be considered, for the purposes of subsequent  
proceedings, as the European search report

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5 412 249 A (HYUGAJI MASAHIKO ET AL) 2 May 1995 (1995-05-02) * figure 2 *	1-115	H01L29/45
X	US 5 291 507 A (CHENG HWA ET AL) 1 March 1994 (1994-03-01) * figure 7 *	1-115	
A	US 6 037 663 A (KINOSADA TOSHIKI ET AL) 14 March 2000 (2000-03-14) * column 1, line 34 - line 58; figures 1-4 *	1-115	
A	PATENT ABSTRACTS OF JAPAN vol. 1997, no. 06, 30 June 1997 (1997-06-30) & JP 09 045898 A (DENSO CORP; RES DEV CORP OF JAPAN), 14 February 1997 (1997-02-14) * the whole document *	1-115	
A	US 5 770 489 A (ONDA KAZUHIKO) 23 June 1998 (1998-06-23) * column 8, line 21 - line 41 *	1-115	TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			H01L
<p style="text-align: center;">-/--</p>			
<b>INCOMPLETE SEARCH</b> <p>The Search Division considers that the present application, or one or more of its claims, does/do not comply with the EPC to such an extent that a meaningful search into the state of the art cannot be carried out, or can only be carried out partially, for these claims.</p> <p>Claims searched completely :</p> <p>Claims searched incompletely :</p> <p>Claims not searched :</p> <p>Reason for the limitation of the search:</p> <p style="text-align: center;">see sheet C</p>			
Place of search		Date of completion of the search	Examiner
BERLIN		2 August 2001	Juhl, A
<b>CATEGORY OF CITED DOCUMENTS</b> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application I : document cited for other reasons &amp; : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (P04C07)



European Patent  
Office

INCOMPLETE SEARCH  
SHEET C

Application Number  
EP 01 30 3331

Claim(s) searched incompletely:  
1-115

Reason for the limitation of the search:

Present independent claims 1,21,41,61,81,101 relate to a contact, defined by reference to a desirable characteristic or property, namely to a "low-penetration electrical contact".

Apart from the fact that the meaning of "low"-penetration is not clear, the claims cover all contacts and corresponding methods having this characteristic or property, whereas the application provides support within the meaning of Article 84 EPC and Article 83 EPC for only a very limited number of such contacts. In the present case, the claims so lack support, and the application so lacks disclosure, that a meaningful search over the whole of the claimed scope is impossible.

Independent of the above reasoning, the claims also lack clarity (Article 84 EPC). An attempt is made to define the contact by reference to a result to be achieved ("to remove mobile impurities and self-interstitials from the cap layer").

Again, this lack of clarity in the present case is such as to render a meaningful search over the whole of the claimed scope impossible. Consequently, the search has been carried out for those parts of the claims which appear to be clear, supported and disclosed in the description, namely those parts relating to:

electrical contacts on cap layers (InGaAs) having Au/Ti/Pt/Au metal layers formed thereon.



## PARTIAL EUROPEAN SEARCH REPORT

Application Number

EP 01 30 3331

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	
A	US 5 358 899 A (FLEISCHMAN AARON J ET AL) 25 October 1994 (1994-10-25) * figure 1 *	1-115	
A	US 5 160 793 A (ZHENG LONGRU) 3 November 1992 (1992-11-03) * figure 2 *	1-115	
A	US 5 646 069 A (JELLOIAN LINDA ET AL) 8 July 1997 (1997-07-08) * column 1, line 61 - line 67; figures 2,7 *	1-115	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)



**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 01 30 3331

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

02-08-2001

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5412249 A	02-05-1995	JP 3115148 B	04-12-2000
		JP 6291079 A	18-10-1994
		KR 132008 B	14-04-1998
US 5291507 A	01-03-1994	AU 654726 B	17-11-1994
		AU 2026492 A	30-12-1992
		BR 9205993 A	02-08-1994
		CA 2109310 A	16-11-1992
		CA 2234517 A	16-11-1992
		CN 1066936 A	09-12-1992
		CN 1119358 A	27-03-1996
		CN 1111840 A	15-11-1995
		DE 69220942 D	21-08-1997
		DE 69220942 T	05-03-1998
		EP 0584236 A	02-03-1994
		EP 0670593 A	06-09-1995
		ES 2104931 T	16-10-1997
		FI 935022 A	12-11-1993
		HK 1001353 A	12-06-1998
		IL 101857 A	06-12-1998
		IL 114774 A	18-02-1997
		JP 6508003 T	08-09-1994
		KR 247602 B	15-03-2000
		RU 2127478 C	10-03-1999
		SG 46466 A	20-02-1998
		WO 9221170 A	26-11-1992
		US 5513199 A	30-04-1996
US 6037663 A	14-03-2000	JP 6104423 A	15-04-1994
JP 09045898 A	14-02-1997	NONE	
US 5770489 A	23-06-1998	JP 2606581 B	07-05-1997
		JP 7312373 A	28-11-1995
US 5358899 A	25-10-1994	US 5317190 A	31-05-1994
		EP 0538682 A	28-04-1993
		JP 2083830 C	23-08-1996
		JP 5217938 A	27-08-1993
		JP 8001896 B	10-01-1996
US 5160793 A	03-11-1992	EP 0542983 A	26-05-1993
		JP 6500897 T	27-01-1994
		WO 9222094 A	10-12-1992
US 5646069 A	08-07-1997	NONE	

EPO FORM P0456

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82